




N-Channel Enhancement Mode Field Effect Transistor



SOT-23



Product Summary

- V_{DS} 20V
- I_D 4.5A
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<27m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=2.5V$) $<35m\Omega$

General Description

- Trench Power MV MOSFET technology
- High Speed switching
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- PWM application
- Load switch

■ Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	20	V
Gate-source Voltage		V_{GS}	± 10	V
Drain Current	$T_A=25^\circ C$	I_D	4.5	A
	$T_A=100^\circ C$		2.8	
Pulsed Drain Current ^A		I_{DM}	30	A
Total Power Dissipation ^C	$T_A=25^\circ C$	P_D	1	W
	$T_A=100^\circ C$		0.4	
Junction and Storage Temperature Range ^D		T_J, T_{STG}	-55~+150	$^\circ C$

■ Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient ^D	Steady-State	$R_{\theta JA}$	100	125	$^\circ C/W$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJL2302C	F2	2302C.	3000	30000	120000	7" reel

■ Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	20	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=20V, V_{GS}=0V$	-	-	1	μA
		$V_{DS}=20V, V_{GS}=0V, T_J=150^\circ\text{C}$	-	-	100	
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 10V, V_{DS}=0V$	-	-	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	0.6	0.8	1.2	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=4.5A$	-	21	27	m Ω
		$V_{GS}=2.5V, I_D=3.0A$	-	27	35	
Diode Forward Voltage	V_{SD}	$I_S=4.5A, V_{GS}=0V$	-	0.9	1.2	V
Gate resistance	R_G	f=1MHz, Open drain	-	3.3	-	Ω
Maximum Body-Diode Continuous Current	I_S		-	-	4.5	A
Dynamic Parameters						
Input Capacitance	C_{iss}		-	370	-	pF
Output Capacitance	C_{oss}	$V_{DS}=10V, V_{GS}=0V, f=1\text{MHz}$	-	80	-	
Reverse Transfer Capacitance	C_{riss}		-	70	-	
Switching Parameters						
Total Gate Charge	Q_g		-	11	-	nC
Gate-Source Charge	Q_{gs}	$V_{GS}=10V, V_{DS}=10V, I_D=4.5A$	-	1	-	
Gate-Drain Charge	Q_{gd}		-	2	-	
Reverse Recovery Charge	Q_{rr}		-	4	-	nC
Reverse Recovery Time	t_{rr}	$I_F=4.5A, di/dt=165A/\mu s$	-	10	-	ns
Turn-on Delay Time	$t_{D(on)}$		-	3.5	-	ns
Turn-on Rise Time	t_r	$V_{GS}=10V, V_{DD}=10V, I_D=4.5A$ $R_{GEN}=2.2\Omega$	-	26	-	
Turn-off Delay Time	$t_{D(off)}$		-	19	-	
Turn-off fall Time	t_f		-	2.5	-	

A. Repetitive rating; pulse width limited by max. junction temperature.

B. P_d is based on max. junction temperature, using junction-case thermal resistance.

C. The value of $R_{\theta JA}$ is measured with the device mounted on the minimum recommend pad size, in the still air environment with $T_A=25^\circ\text{C}$. The maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. RDS(on) VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure B. Gate Charge Test Circuit & Waveform




Figure C. Resistive Switching Test Circuit & Waveform








Figure D. Diode Recovery Test Circuit & Waveform

■ SOT-23 Package information



UNIT: mm

SYMBOL	DIMENSIONS			
	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.035	0.045	0.900	1.150
A1	0.000	0.004	0.000	0.100
A2	0.035	0.041	0.900	1.050
b	0.012	0.020	0.300	0.500
c	0.004	0.008	0.100	0.200
D	0.110	0.118	2.800	3.000
E	0.047	0.055	1.200	1.400
E1	0.089	0.100	2.250	2.550
e	0.037TYP		0.950TYP	
e1	0.071	0.079	1.800	2.000
L	0.022REF		0.550REF	
L1	0.012	0.200	0.300	0.500
θ	0°	8°	0°	8°

NOTE:

1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
2. TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
3. THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

NOT RECOMMENDED FOR NEW DESIGN



Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com> , or consult your nearest Yangjie's sales office for further assistance.

NOT RECOMMEND
FOR NEW DESIGN